Sum-addressed decoder
http://dbpedia.org/resource/Sum-addressed_decoder
In CPU design, the use of a sum-addressed decoder (SAD) or sum-addressed memory (SAM) decoder is a method of reducing the latency of the CPU cache access and address calculation (base + offset). This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
rdf:langString
rdf:langString
Sum-addressed decoder
xsd:integer
414408
xsd:integer
1085431531
rdf:langString
In CPU design, the use of a sum-addressed decoder (SAD) or sum-addressed memory (SAM) decoder is a method of reducing the latency of the CPU cache access and address calculation (base + offset). This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM.
xsd:nonNegativeInteger
13415