Hitachi SR2201

rdf:langString Hitachi SR2201

rdf:langString June 1996 – November 1996

rdf:langString The Hitachi SR2201 was a distributed memory parallel system that was introduced in March 1996 by Hitachi. Its processor, the 150 MHz HARP-1E based on the PA-RISC 1.1 architecture, solved the cache miss penalty by pseudo vector processing (PVP). In PVP, data was loaded by prefetching to a special register bank, bypassing the cache. Each processor had a peak performance of 300 MFLOPS, giving the SR2201 a peak performance of 600 GFLOPS. Up to 2048 RISC processors could be connected via a high-speed three-dimensional crossbar network, which was able to transfer data at 300 MB/s over each link. In February 1996, two 1024-node systems were installed at the University of Tokyo and the University of Tsukuba. The latter was extended to the non-commercial CP-PACS system. An upgrade to a 2048-node system, which reached a peak speed of 614 GFLOPS, was completed at the end of September 1996. The CP-PACS was run by the Center for Computational Physics, formed for that purpose. The 1024 processor system of the SR2201 achieved 220.4 GFLOPS on the LINPACK benchmark, which corresponded to 72% of the peak performance.